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ABSTRACT 
 
 Monolithically grown planar nanowire (NW) high electron mobility transistors 
(NW-HEMTs) have been demonstrated with self-aligned <110> planar GaAs NW 
channels capped by a thin film AlGaAs barrier. The planar NW-HEMTs exhibit uniform 
and scalable DC characteristics; and resolve the electrical non-uniformity issues in VLS 
grown NW-FETs with doped NW channels. Growth optimization through mapping the 
parameters of group III flow, V/III ratio and temperature has also been successfully done 
for the realization of high-quality down-scaled planar GaAs NWs with widths as small as 
35 nm. With further development of our planar NW technology, wafer-scale low-power 
and high-speed VLSI circuits involving 3D planar NW channel from the bottom-up is 
promising.  
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CHAPTER 1 – INTRODUCTION 
 
1.1 Vapor-liquid-solid growth mechanism 
Vapor-liquid-solid (VLS) growth is first demonstrated by Wagner and Ellis in 1964 
with its application on growing Si nanowires (NWs) [1]. It is a crystal growth mechanism 
that differs from the typical Frank screw dislocation mechanism. In VLS growth, we have 
metal seeds which can form liquid alloy with growth material (elemental or compound 
semiconductors) at growth temperature lower than the melting temperature of the metal 
seeds. The growth material is supplied in the vapor phase in metal-organic or hydride 
form. Alloy droplets assist the decomposition of the metal-organic or hydride and are the 
preferred sites for growth material to incorporate. As the growth material accumulates in 
the alloy droplets, supersaturation occurs which induces precipitation of solid phase 
growth material. A continuation of this process pushes the alloy droplets toward the 
preferred crystal direction and leaves behind elongated NWs with diameters comparable 
to the size of the metal seeds. Typically, the preferred NW growth direction is <111> for 
column IV elemental material, and <111>B for III-V compound material because the 
surface-free energy of the (111) or (111)B facets is minimum [2]. Figure 1.1 shows the 
mechanism of Si NW growth through the VLS method. Au seeds are deposited on Si 
(111) substrate and annealed above Au-Si eutectic temperature. Si is supplied from SiH4 
in the vapor phase. Si atoms from decomposed SiH4 selectively incorporate into Au seeds 
forming the Au-Si liquid alloy droplets. The supersaturated Au-Si alloy droplets 
precipitate out solid phase Si which constitutes Si NWs.  
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Figure 1.1: Mechanism of Si NW growth. (a) Au seed is deposited on Si (111) substrate 
and annealed above Au-Si eutectic temperature. (b) Si atoms from vapor phase SiH4 
incorporate into supersaturated Au-Si alloy droplets precipitating out Si [111] NW.  
 
 
1.2 Planar GaAs NW growth  
Recently, we has developed a controlled growth method of self-aligned <110> GaAs 
planar NWs on GaAs (100) substrates with metal–organic chemical vapor deposition 
(MOCVD) through the Au catalyzed VLS mechanism [3]. Trimethyl-gallium (TMGa) 
and arsine (AsH3) are used as the gallium and arsenic precursors. Temperature and 
pressure are the key knobs that alter the NW growth directions from the typical <111>B 
to [1-10] and [-110] directions. Figure 1.2a-c show GaAs NWs grown on GaAs (100) 
substrate at fixed pressure (950 mbar) but different temperatures. It is clear that at 420 ºC, 
GaAs NWs grow along <111>B directions which are 35.3º angled with the substrate 
plane. At 460 ºC, GaAs NWs get pinned to the substrate and grow well-aligned in the 
<110> directions. GaAs NWs still grow in <110> directions at 520 ºC. However, the 
sidewall deposition would suppress the VLS growth under such a growth condition, 
making planar GaAs NWs tapered.  
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Figure 1.2: GaAs NWs grown on GaAs (100) substrate at 950 mbar but different 
temperatures. (a) At 420 ºC, NWs grow along <111>B directions. (b) At 460 ºC, NWs 
grow in <110> directions. (c) At 520 ºC, NWs grow in <110> directions but tapered [3].  
 
From many control experiments, the favoring growth condition for planar GaAs 
NWs is the following: high growth pressure, large TMGa flow, low AsH3 to TMGa molar 
(V/III) ratio, and high growth temperature. All these factors contribute to a higher degree 
of supersaturation of Ga in the Ga-Au alloy system. We assume that because of the 
higher degree of Ga supersaturation thus higher rate of solid phase GaAs precipitation, 
GaAs NWs that initially grow along <111>B directions would have a higher chance to 
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merge their sidewall with the GaAs substrate. As long as the merging occurs, the 
substrate acts as a guide-plane for further ongoing planar NW growth. Such an 
assumption is supported by the fact that planar GaAs NWs’ growth directions are the 
projection of <111>B directions on the (100) plane. Since there are two equivalent 
<111>B directions above (100) plane, there are two projection directions [1-10] and       
[-110] for planar NWs to grow, which is exactly the situation shown in Figure 1.2b. The 
success in growing planar GaAs NWs on (110) GaAs substrate further validates our 
assumption [4-6]. Shown in Figure 1.3 is the comparison of planar GaAs NWs grown on 
(100) and (110) GaAs substrates. Clearly, all GaAs planar NWs on (110) substrate grow 
uni-directionally along [00-1], the projection direction of the one and only <111>B 
direction above the (110) substrate.       
 
Figure 1.3: Planar GaAs NWs grown (a) bi-directionally on (100) GaAs substrate and (b) 
uni-directionally on (110) GaAs substrate under the same growth condition [6].  
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CHAPTER 2 – PLANAR NANOWIRE HEMT 
 
Semiconductor NW field effect transistors (FETs) have drawn great attention for 
future low-power, high-speed digital and analog integrated circuit application. NWs’ 
inherent 3D structure enables a multi-gate device architecture, which can largely enhance 
the gate’s electrostatic control over the channel and suppress short channel effects 
(SCEs). Bottom-up grown NWs are of particular interest because their self-assembled 
feature does not require expensive lithography and chemical etching to define. Bottom-up 
grown NW MESFETs [6-8], MISFETs [9-11] and HEMTs [12, 13] have all been 
demonstrated. However, scalable NW-FETs are still a relatively unexplored area. The 
main challenges of realizing bottom-up grown NW-based circuits are: positioning of 
NWs; electrical uniformity; and compatibility with planar processing. In this chapter, we 
report planar-process compatible monolithically grown AlGaAs-GaAs planar NW 
HEMTs with excellent, uniform and scalable DC characteristics [14].  
 
2.1 Mechanism and growth of NW-HEMT 
Unlike vertical NW-FETs and post-growth externally aligned NW-FETs, NW-FETs 
with self-assembled planar NW channels are well compatible with planar processing. 
Attributing to the self-aligned growth feature, the planar NWs’ positions can be precisely 
determined through Au seeds patterning. Using the planar GaAs NW VLS growth 
technique, planar GaAs NW MESFET has been demonstrated [6, 8]. However, the 
electrical uniformity of the NWs across a single wire and from wire to wire, remains to 
be an issue for these NW MESFETs with doped NW channels.  
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Doping of NWs is usually accomplished by introducing dopant precursors during the 
growth. Dopants can get incorporated into the NW core through metal seeds or onto the 
surface by uncatalyzed decomposition which renders nonuniform doping radically and 
axially throughout NWs [15, 16]. Experiments also show that dopant distribution in NWs 
is diameter-dependent [17]. The core-shell NW heterostructure has the NW core undoped 
and coated with a doped shell material with higher band gap which avoids the issue of 
NW doping non-uniformity. However, until now, all the core-shell NWs are grown 
vertically [18-20]. For these vertical core-shell NWs, uniformity of the shell material’s 
thickness and doping concentration can hardly be achieved, let alone their difficulty with 
large-scale integration.  
In order to resolve the doping non-uniformity issue, we have proposed an idea of 
growing doped AlGaAs film on top of intrinsic planar GaAs NWs to make planar NW 
high electron mobility transistors (NW-HEMTs). The VLS grown planar GaAs NWs are 
kept intrinsic and serve as the high electron mobility channel. Electrons in the GaAs NW 
channel are remotely supplied by the doped AlGaAs film on top. Figure 2.1 shows the 
schematic of the proposed planar GaAs NW-HEMT device structure. Because the growth 
of AlGaAs planar thin film is well understood and controllable both in thickness and 
doping concentration, electrically uniform and reproducible AlGaAs-GaAs planar NW 
HEMTs can be achieved.  
 
Figure 2.1: Device schematic of planar GaAs NW-HEMT.  
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Samples of the NW-HEMT structure were created in one single monolithic growth in 
an Aixtron 200 MOCVD reactor using trimethyl-gallium (TMGa), trimethyl-aluminum 
(TMAl), AsH3, and Si2H6 as precursors for Ga, Al, As, and Si. Au colloids with a 
diameter of 250 nm were randomly dispersed on (100) GaAs substrates before the 
growth. Planar GaAs NWs were first grown using the Au-catalyzed VLS mechanism on 
semi-insulating GaAs (100) substrates under pressure of 950 mbar. The reactor pressure 
was then lowered to 100 mbar; and the growth temperature was raised to 680 ºC to switch 
the VLS NW growth to epitaxial thin film growth for the deposition of an Al0.35Ga0.65As 
carrier supply layer and GaAs cap layer. Good interface quality between the faceted 
GaAs NW and the Al0.35Ga0.65As shell is important for device performance. Therefore, 
for the growth of Al0.35Ga0.65As film, we adopted a low growth rate and high V/III ratio 
in order to have better coating uniformity and low carbon incorporation. 
Figure 2.2a illustrates a NW-HEMT structure with GaAs NW grown at 480 ºC. 
Obviously, due to the severe parasitic thin film overgrowth during the VLS growth of 
NW, the surfaces of NW were rough, which caused bad morphology of the successive 
grown Al0.35Ga0.65As film. The key to solving this problem is to find a suitable NW 
growth temperature under which VLS NW growth is facilitated while parasitic thin film 
overgrowth is suppressed. Figure 2.2b shows an improved NW-HEMT structure with 
GaAs NW grown at 460 ºC. The sample was cleaved normal to the NW axial direction to 
show the cross-section of the NW HEMT structure. HF was used to reveal the contrast 
between the Al0.35Ga0.65As thin film and the GaAs NW. A void created from the removed 
GaAs NW can be clearly seen underneath the top Al0.35Ga0.65As layer which conforms to 
the crystal facet of the GaAs NW. The cross-section of the planar GaAs NW is 
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trapezoidal with {111} sidewall facets and (100) top and bottom facets, as schematically 
shown in the inset of Figure 2.2b.  
 
Figure 2.2: (a) NW-HEMT structure with GaAs NW grown at 480 ºC. Due to severe 
parasitic thin film overgrowth during the growth of VLS NW, the surfaces of NWs were 
rough, causing bad morphology of the successive grown Al0.35Ga0.65As film. (b) 
Improved NW-HEMT structure with GaAs NW grown at 460 ºC. The sample was 
cleaved normal to the NW axial direction to show the cross-section of the NW-HEMT 
structure (GaAs selectively etched to reveal contrast). The inset shows the schematic of 
planar GaAs NW cross-section [14].  
 
2.2 Multiple channel depletion-mode planar NW-HEMT 
The multiple channel planar NW-HEMT structure was grown monolithically in 
Aixtron 200 MOCVD reactor using Au colloids with a diameter of 250 nm. GaAs NWs 
were grown at 460 ºC for 200 sec with a growth rate of ~ 68 nm/s. A 3-nm undoped 
Al0.35Ga0.65As spacer, 42-nm Si-doped (2∙10
18
 cm
-3
) Al0.35Ga0.65As electron supply layer 
and 5-nm n
+
 doped GaAs ohmic contact layer were successively deposited on the GaAs 
planar NWs.   
Fabrication was done using conventional optical lithography. Source and drain metal 
was evaporated after growth using Ge (200 Å) / Au (500 Å)/ Ni (300 Å) / Au (500 Å) 
stack followed by annealing in an H2 environment at 400 ºC for 15 sec. Gate recess was 
done by selectively etching off the n
+
 GaAs layer over Al0.35Ga0.65As using Citric: H2O2 
(4:1). Ti (100 Å) / Au (1500 Å) gate metal was then evaporated without annealing. Mesa 
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or ion-implantation isolation step was not used.   
Figure 2.3 shows SEM images of three fully processed planar GaAs NW HEMTs 
that consist of single, double and triple NWs as conducting channels, respectively. All 
three devices are with 1.2-μm gate length and 5-μm source-to-drain separation. The NWs 
are of the same dimension and perfectly parallel to each other due to the self-alignment to 
the <110> crystal direction. Thus, the scalable electrical property should be expected.  
 
Figure 2.3: SEM images of three fully processed planar GaAs NW HEMTs that consist of 
(a) single, (b) double and (c) triple NWs as conducting channels, respectively. All three 
devices are with 1.2-μm gate length and 5-μm source-to-drain separation [14].  
 
Figure 2.4 shows the measured source-to-drain two-terminal I-V curves before gate 
metal deposition for three individual devices similar to those shown in Figure 2.3. 
Because we have accommodated a thin GaAs cap layer, the measured two-terminal I-V 
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curves reveal the intrinsic conductivity of the core/shell structure. With NWs in between 
the source and drain, the current is in the mA range; and without NW in between source 
and drain, the substrate leakage current is at the pA level. This confirms good device 
isolation even without mesa etching or ion implantation. The current increases linearly 
with voltage before reaching saturation and scales almost exactly with the number of 
NWs in the channel.  
 
Figure 2.4: Source-to-drain two-terminal I-V curves before gate metal deposition for 
three individual devices with single, double and triple NW channels similar to those 
shown in Figure 2.3 [14]. 
 
Figure 2.5 shows the output characteristics of the single, double and triple channel 
planar NW-HEMTs for Vgs = -1 to 0.5 V with 0.5-V steps. The current scaling as a 
function of the number of NWs in the channel is evident. Well-defined linear and 
saturation regions are observed, with a scaled maximum drive current of ~ 100 mA/ mm 
at Vgs = 1 V. The device width per wire is defined as the entire periphery of the NW (i.e. 
the width of the top facet plus the two side facets ~ 450 nm).  
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Figure 2.5: Ids-Vds output characteristics of the single (lower curves), double (middle 
curves) and triple (upper curves) channel planar NW-HEMTs for Vgs = -1 to 0.5 V with 
0.5-V steps [14].  
 
Figure 2.6 plots the transfer characteristics of all three devices, with a clear threshold 
of -1.5 V. The extracted peak extrinsic transconductance Gm,ext at 2.5-V drain bias of the 
single, double and triple channel planar NW-HEMTs are 83, 84, and 86 mS/mm, 
respectively. The trivial differences of scaled peak Gm, as well as scaled drive current 
among three devices are attributed to processing related variations of gate length. 
Considering the large contact resistance due to the thin GaAs cap and thick Al0.35Ga0.65As 
layer, we extracted the source access resistance from the two-terminal measurement 
results in Figure 2.4 and calculated the intrinsic transconductance of single, double and 
triple channel planar NW-HEMTs to be 255, 265 and 286 mS/mm, respectively. ION/IOFF 
for all devices is ~ 10
4
; and subthreshold slope is in the range of 119 to 181 mV/dec, 
which can be readily improved using mesa etching or ion implantation isolation. The 
detailed device performance metrics of the planar multiple-NW channel HEMTs are 
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summarized in Table 2.1. The excellent scaling properties demonstrated here will enable 
planar NW array-based HEMTs with high output currents.   
 
Figure 2.6: Ids-Vgs transfer characteristics for Vds = 1.5 to 2.5 V in steps of 0.5 V. The 
inset shows the same data in semilog scale [14]. 
 
Table 2.1: DC characteristics of AlGaAs-GaAs planar multiple-NW channel HEMTs [14]. 
 
# of NWs in the channel Single Double Triple 
drive current (mA/mm)  (at Vgs = 1 V) 100 102 102 
peak Gm,ext  (mS/mm)  (at Vds = 2.5 V) 83 84 86 
peak Gm,int  (mS/mm)  (at Vds = 2.5 V) 255 265 286 
VT (V) -1.5 -1.5 -1.5 
SS  (mV/dec) 181 173 119 
ION/IOFF 10
4
 10
4
 10
4
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Although the planar NW-HEMT has 3D channel geometry in contrast to the planar 
channel in a conventional HEMT, the threshold dependence on the material stack 
structure appears to hold well. For conventional HEMT, VT is governed by 
                              
         
2
/
2
d i
T b c
i
qN d
V E q

                                                      (1) 
where Φb is the Schottky barrier height; q is the elementary electron charge; Nd is the 
doping concentration of the Al0.35Ga0.65As layer; di is the thickness of doped 
Al0.35Ga0.65As; εi is the dielectric permittivity of Al0.35Ga0.65As; and ∆Ec is the conduction 
band offset between Al0.35Ga0.65As and GaAs [21]. For the multiple channel depletion-
mode planar NW-HEMT devices we fabricated, Nd = 2   10
18 
cm
-3
, di = 42 nm, εi = 
1.159   10-12 F/cm, and ∆Ec = 0.244 eV. Adopting a typical value for Φb of 1 V, we have 
a calculated threshold voltage of -1.5 V that matches the experimental value.  
 
2.3 Single channel enhancement-mode NW-HEMT 
By changing the Al0.35Ga0.65As layer thickness and doping level, the threshold 
voltage of NW-HEMTs can be shifted. Indeed, a long channel enhancement mode HEMT 
with a positive VT has been realized by changing the Al0.35Ga0.65As doping level and gate 
recess etching depth [22]. This long-channel enhancement mode planar NW-HEMT has a 
3-μm long gate and a 9-μm source-to-drain separation. Figure 2.7 shows the measured 
source-to-drain two-terminal I-V curves before gate metal deposition. Because of larger 
separation from source-to-drain and the lower Al0.35Ga0.65As doping level, the saturated 
current level is ~ 4 times lower than the single channel depletion-mode planar NW-
HEMT discussed in Section 2.2. The output characteristics of the single channel 
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enhancement-mode planar NW-HEMT for Vgs = 0 to 0.6 V with 50-mV steps is plotted 
in Figure 2.8. From Figure 2.9 the transfer characteristics plot, a subthreshold slope of 79 
mV/ dec, scaled extrinsic peak Gm,ext of 50 mS/ mm (at 0.1-V drain bias) and ION/IOFF 
ratio of 10
7 
can be extracted.  
 
Figure 2.7: Source to drain two-terminal I-V curve before gate metal deposition for single 
channel enhancement-mode NW-HEMT [22].   
 
 
Figure 2.8: Ids-Vds output characteristics of single channel enhancement-mode NW-
HEMT for Vgs = 0 to 0.6 V with 50-mV steps [22].  
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Figure 2.9: Ids-Vgs transfer characteristics of single channel enhancement-mode NW-
HEMT for Vds = 0.5 to 2.5 V in steps of 0.5 V. The inset shows the same data in semilog 
scale [22].  
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CHAPTER 3 – SCALING OF GAAS PLANAR NANOWIRE 
 
To benefit from enhanced 3D electrostatic gate control, the width of NW channel has 
to be smaller than the gate length of NW-FET. Therefore, it is imperative to scale the size 
of planar NWs for planar NW-FETs scaling. Since the diameters of VLS grown NWs are 
dependent on the size of Au seeds, one should be able to down-scale planar NWs with the 
growth done using smaller Au seeds. However, due to more severe parasitic sidewall 
deposition during VLS growth for smaller NWs, we cannot simply grow high-quality 
down-scaled planar NWs using the same growth condition as for the large ones. Through 
mapping the growth parameters of TMGa flow, V/III ratio and temperature, we have 
developed a method of growing high-quality sub-50-nm planar GaAs NWs [23].  
 
3.1 Group III flow’s effect on planar NW growth 
The standard growth condition for planar NWs catalyzed by 250-nm-diameter Au 
seeds is at 460  and 950 mbar with 5 sccm (5.78E-5 mol/min) TMGa flow, and a 
nominal molar V/III ratio of 32. Under such conditions, planar GaAs NWs were grown 
using Au seeds with 250-nm, 100-nm and 20-nm diameters on the same substrate. Top 
and cross-section SEM images of these as-grown planar NWs are used for comparison 
(Figure 3.1a-c). As can be seen, NWs catalyzed by 250-nm Au seeds have good 
morphology while NWs catalyzed by 100-nm and 20-nm Au seeds have rougher facets, 
more tapering along the axial direction, and notches perpendicular to the axial direction. 
The notches are correlated with twin-plane defects as have been observed by TEM and 
also reported in binary III-V vertical NW systems [24-26]. For NW channel devices 
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aiming for high mobility and uniform electrical properties, surface roughness, tapering, 
and twin defects are all detrimental. Therefore, down-scaling of the planar NWs is not 
straightforward and optimization of the growth condition is needed for high-performance 
down-scaled planar NW devices.  
 
Figure 3.1: Top and cross-section view SEM images of as-grown planar GaAs NWs 
catalyzed by Au seeds with (a) 250-nm, (b) 100-nm and (c) 20-nm diameters on the same 
substrate under the standard growth condition: 460 , 950 mbar, 5 sccm TMGa flow and 
V/III ratio of 32. All images share the same scale bar [23].   
 
To study the effect of TMGa flow on planar NW growth, we have done a series of 
growth experiments with the same growth temperature, pressure and V/III ratio as the 
standard growth recipe but different TMGa flow from 2.5 sccm to 10 sccm with steps of 
2.5 sccm. In each of the growth, two samples with 100-nm and 20-nm Au seeds 
respectively were loaded. The growth time (  ) is 140 seconds for all experiments. After 
the growth, each sample was inspected in SEM to measure the average length of NWs 
(   ), bottom cross-section widths at the beginning (  ) and end (  ) of NWs for 
growth rate extraction. The axial growth rate (      ) of planar NWs is 
    
  
 and the radial 
growth rate (       ) of parasitic film is defined as 
(     )    (     )
    
 considering the 
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isosceles-trapezoidal (with base angle of 54.7 ) cross-section of planar NWs. The        
and         of 100-nm and 20-nm Au seeds catalyzed planar NWs under various group III 
flows are listed in table 3.1 and plotted in Figure 3.2. Clearly, as the TMGa flow 
increases,        increases notably while         stays relatively the same. Therefore, 
growth with large TMGa flow is favorable for longer and less tapered planar NWs. The 
tapering factor, defined as the thickness of parasitic film deposited in radial direction per 
μm increment of NW in the axial direction (       /      ), is reduced from 7.9 nm/μm to 
2.4 nm/μm and 8.4 nm/μm to 1.5 nm/μm for 100-nm and 20-nm Au seeds catalyzed NWs 
respectively.  
 
Table 3.1:        and         of 100-nm and 20-nm Au seeds catalyzed planar NWs under 
various group III flows.  
 
               TMGa flow (sccm) 
 
    growth rate (nm/s) 
2.5 5 7.5 10 
       100 nm 12.0 35.1 75.4 80.1 
        100 nm 0.095 0.181 0.191 0.193 
       20 nm 11.7 37.5 69.3 77.2 
        20 nm 0.098 0.102 0.113 0.118 
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Figure 3.2:        (upper dots) and         (lower dots) of 100-nm (blue squares) and 20-
nm (red triangles) Au seeds catalyzed planar NWs under various group III flows. All 
samples were grown at 460  and under the same V/III ratio of 32 [23]. 
 
3.2 V/III ratio’s effect on planar NW growth 
To study the effect of the V/III ratio on planar NW growth, we then kept the TMGa 
flow at 10 sccm and adjusted only the AsH3 flow, thus the V/III ratio. Samples with 100 
nm and 20 nm Au seeds were grown under V/III ratios of 32, 16, 8 and 4 respectively. 
The        and         of 100-nm and 20-nm Au seeds catalyzed planar NWs under 
various V/III ratio are listed in table 3.2 and plotted in Figure 3.3. For planar GaAs NWs, 
as the V/III ratio decreases, the        increases while         decreases which is different 
from vertical GaAs NWs (both        and         decrease as the V/III ratio decreases 
[27]). Thus, by changing the V/III ratio from 32 to 4, we managed to further reduce the 
tapering factor from 2.4 nm/μm to 1.1 nm/μm and 1.5 nm/μm to 0.8 nm/μm for 100-nm 
and 20-nm Au catalysts seeded NWs respectively.  
20 
 
Table 3.2:        and         of 100-nm and 20-nm Au seeds catalyzed planar NWs under 
various V/III ratios. 
 
           V/III ratio 
 
    growth rate (nm/s) 
4 8 16 32 
       100 nm 107.1 92.6 88.6 82.5 
        100 nm 0.121 0.140 0.146 0.169 
       20 nm 92.0 85.7 82.5 77.2 
        20 nm 0.073 0.076 0.102 0.118 
 
 
Figure 3.3:        (upper dots) and         (lower dots) of 100-nm (blue squares) and 20-
nm (red triangles) Au seeds catalyzed planar NWs under various V/III ratios. All samples 
were grown at 460  and under the same group III flow of 10 sccm [23]. 
 
3.3 Growth temperature’s effect on planar NW growth 
Although we can largely improve the tapering factor of planar NWs through 
modifying the TMGa flow and V/III ratio, we still have the twin defects induced notches 
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under the constant 460   growth condition. Growth temperature modulation is 
investigated in order to grow twin-defect-free down-scaled planar NWs. Since the 
decomposition efficiency of gas phase TMGa quickly drops when the growth temperature 
is below 450 , growing planar NWs below 450  would further suppress the parasitic 
film growth. The effective Ga supply for axial NW growth would not be affected much 
considering the catalyst function of the Au-Ga alloy which selectively assists the 
decomposition of TMGa. However, the yield of planar NWs is related to growth 
temperature. If growing at a temperature below 460 , the yield of planar NWs would be 
low.  
We have adopted a so-called two-temperature-step growth method [28] in order to 
maintain high planar NWs yield under low temperature: start the planar NW growth at 
460  for 20 seconds and then quickly drop the temperature to a lower temperature 
(       ). As long as the planar NWs growth mode is initiated in the 20-second 460  
growth period, planar NWs would keep growing planar at the lower        . If         is 
too low, planar NWs will finally take off in <111>B directions, which defines the lower 
bound of        . Under growth pressure of 950 mbar and TMGa flow of 10 sccm, the 
lower bound of         is found to be 425   and independent on how quickly the 
temperature is dropped. In our controlled experiments, we varied the V/III ratio with 
        set to 435 ,    to 140 seconds and TMGa flow to 10 sccm.  With the combined 
effects of the low V/III ratio and low growth temperature, we have achieved notch-free 
high-quality planar NWs with sub-50-nm diameter. Shown in Figure 3.4a are the cross-
sections of three planar NWs catalyzed by 250-nm, 150-nm and 100-nm Au seeds under 
V/III ratio of 6. While 250-nm and 150-nm Au seeds catalyzed NWs have smooth 
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sidewall facets, the 100-nm Au seeds catalyzed NWs have many twin defects induced 
notches. Comparably, when grown under V/III ratio of 4, the twin defects induced 
notches can be completely eliminated for planar NWs catalyzed by Au seeds with 
diameters > 20 nm. Figure 3.4b shows a notch-free planar NW catalyzed by 20-nm Au 
seed under V/III ratio of 4.  
In summary, we have successfully grown notch-free high-quality sub-50-nm planar 
GaAs NWs by using a two-temperature-step (460   435 ) growth method with 
optimized TMGa flow of 10 sccm and V/III ratio of 4.      
 
Figure 3.4: (a) Cross-sections of three planar NWs catalyzed by 250-nm, 150-nm and 
100-nm Au seeds (from left to right) under V/III ratio of 6 using a two-temperature-step 
(460  435 ) growth method; the notches in 100-nm Au seeds catalyzed NW were 
induced by twin defects. (b) Defect-free sub-50-nm planar GaAs NW catalyzed by an Au 
seed with 20-nm diameter with the change of V/III ratio from 6 to 4. All images share the 
same scale bar.  
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CHAPTER 4 – OUTLOOK 
 
With the capability of growing notch-free high-quality sub-50-nm planar GaAs NWs, 
short-channel planar NW-HEMTs with wafer-scale electrical uniformity and excellent 
DC/ RF performance should be expected. To achieve such a goal, several aspects of the 
research are essential and in need of further investigation.  
 
4.1 AlGaAs barrier down-scaling 
In the current version of NW-HEMTs, the thickness of AlGaAs barrier is ~ 50 nm. In 
order to have better control of the gate over the channel, the thickness of AlGaAs barrier 
needs to be down-scaled. Adopting delta-doping rather than bulk-doping (current version) 
in the AlGaAs barrier not only helps meet the same VT requirement with thinner barrier 
thickness but also transfer electrons more efficiently into the GaAs NW channel. A 
possible obstacle could be how to grow a uniform thin AlGaAs barrier around sub-50nm 
GaAs NWs.  
 
4.2 Gate dielectric for NW-HEMT  
Down-scaling of AlGaAs barrier also increases VT of NW-HEMTs. The Schottky 
gate of NW-HEMTs can be very leaky when gate bias is above 0.5 V. Therefore, device 
performance of NW-HEMTs with VT close to 0.5 V would be severely degraded due to 
large gate leakage. Insertion of high bandgap dielectric underneath the metal gate and 
above the AlGaAs barrier can block the gate leakage path given good passivation of the 
dielectric over AlGaAs. Al2O3 has been demonstrated with high passivation quality over 
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III-V semiconductors and should be readily accommodated in our NW-HEMT structure.  
 
4.3 Array-based planar NW growth  
For large-scale circuit applications, the flexibility of having well-positioned NW-
HEMTs with multiple planar NW channels is necessary. Thus, we have to develop the 
technique of growing planar GaAs NWs through pre-patterned Au dots. Since planar NW 
growth is very sensitive to substrate registration, the cleanness after Au dots patterning 
needs to be guaranteed to have decent planar NW yield. Furthermore, the measurement of 
RF performance of NW-HEMTs prefers a NW array-based device because of the better 
impedance match and ease for de-embedding.  
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APPENDIX – MICRO-TUBE RESONATOR 
  
Strain induced self-roll-up semiconductor tubes are new building blocks for 
semiconductor technology. They are formed by selectively releasing pseudomorphically 
strained heterojunction films from the substrate. Depending on the built-in strain and the 
thickness of the heterojunction films, self-roll-up semiconductor tubes can have 
diameters ranging from ~ 10 nm to ~ 100 μm. Since the first demonstration of self-roll-up 
semiconductor tubes [29], many fabrication techniques have been employed to enrich 
strained stack and roll-up structures. Self-roll-up semiconductor tubes with micro-size 
diameters (micro-tubes) are good candidates for optical micro-resonator applications. In 
this section, we present our simulation study (finite element method) on III-V micro-
tubes for micro-resonator applications.  
 
A.1 Fabrication of III-V micro-tubes 
The fabrication of III-V micro-tubes is a combination of bottom-up and top-down 
approaches. The starting material for the fabrication is prepared by MBE or MOCVD 
growth. There are two essential elements for the starting material: (1) a sacrificial layer 
which can be selectively etched off to separate stack layers above it and the substrate 
below it; (2) a pair of pseudomorphically strained bilayers at the bottom of stack layers. 
In the pair of strained bilayers, the bottom layer is chosen to have a larger lattice constant 
than the top layer and the substrate. As a result, the bottom layer is compressively 
strained while the top layer is tensile strained. When the sacrificial layer is etched off, the 
stack layers above the sacrificial layer would be driven by the total force from strained 
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bilayers to roll up. The undercut of the sacrificial layer can be controlled by etching time 
which enables the fabrication of single or multi-wall tubes. Figure A.1 shows the 
schematic formation process of III-V micro-tubes. Figure A.2 shows the images of micro-
tubes from the similar structure as shown in Figure A.1.  
 
Figure A.1: Schematic illustration of the formation process of III-V micro-tubes. Strained 
In0.3Ga0.7As/GaAs bilayers roll up as the AlAs sacrificial layer is selectively removed 
[30].  
 
 
Figure A.2: SEM images of micro-tubes from the similar structure as shown in Figure 
A.1 with 0.6-µm diameter, 50-µm length, and 12-nm single-wall thickness [31].  
 
A.2 Simulation study of III-V micro-tubes for micro-resonator applications  
Compared with conventional optical micro-resonators, micro-tubes have uniaxial 
strain which can largely enhance the optical emission efficiency [32]. For micro-tubes 
that have embedded quantum wells or quantum dots as light-emission sources, there is 
beneficial overlap between the maximum optical field intensity and the active medium 
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[33]. As has been demonstrated, whisper gallery optical resonant modes (WGMs) are 
well supported in micro-tubes at 5K [34, 35], 77k [33] and room temperature [36].  
In our study, we simulated strained In0.2Ga0.8As/GaAs bilayers with InAs quantum 
dots embedded in GaAs. The In0.2Ga0.8As layer has a thickness of 20 nm and refractive 
index of 3.8. The GaAs layer with embedded InAs quantum dots has a thickness of 30 nm 
and refractive index of ~ 3.41. All simulated micro-tubes have the same diameter of 4.8 
µm but different turns (wall thicknesses). The frequency range of our simulation is from 
           to            to match the emission spectrum of InAs quantum dots in 
a wide temperature range. 
 
A.2.1 Suspension from the substrate for high quality factor  
In order to have high-quality factor (Q), micro-tubes should be suspended from the 
substrate to eliminate possible light leakage into the substrate. In fact, all reported photo-
luminescence (PL) spectrums with mode-like peaks from micro-tubes are achieved by 
focusing the micro-PL onto the suspended part of micro-tubes [33-36]. To simulate the 
response of micro-tubes to the micro-PL, we put a current sheet across each micro-tube’s 
top wall as the spot light from the micro-PL. By tracking the harmonic behavior of light 
at different frequencies and inspecting the field distributions in the micro-tubes, we can 
easily find the resonant frequencies. For micro-tubes with 3.75 turns in resonance at 
          , the Q factor is 1390 when the micro-tubes are attached to the substrate 
(Figure A.3a); and increases to 5260 when the micro-tubes are suspended from the 
substrate by 150 nm (Figure A.3b).   
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Figure A.3: The electric field distribution of TE fundamental modes in In0.2Ga0.8As/GaAs 
(20 nm/30 nm) micro-tubes with 4.8-µm diameter and 3.75 turns in resonance at     
       attached to (a) and suspended from (b) the substrate by 150 nm.  
    
A.2.2 Modulation of wall thicknesses for mode selection  
For micro-tubes with thin tube wall, only TE fundamental modes are supported as 
resonant modes. By increasing the tube wall thickness, namely the effective refractive 
index, higher order of resonance modes can show up [34]. We found for micro-tubes with 
3 turns, only TE and TM fundamental modes are supported; and for micro-tubes with 4 
turns, besides TE and TM fundamental modes, TE second modes can also be supported. 
Figure A.4 shows the electric field distribution of TE second modes in a 3.8-turn micro-
tube. In the tube region which has 4-turn thickness (200 nm), TE second modes are well 
confined; while in the 3-turn section (150 nm), TE second modes suffer strong scattering 
and are not permitted for traveling.  
 
Q = 1390 Q = 5260 
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Figure A.4: The electric field distribution of TE second modes in a In0.2Ga0.8As/GaAs (20 
nm/30 nm) micro-tube with 4.8-µm diameter and 3.8 turns.  
 
Simulation and experiments also show that for the same type of resonant modes, 
      /λ is proportional to the azimuthal mode number (m) and inversely proportional to 
the mode spacing (∆f), where L is the circumference of the tube,      is the effective 
refractive index and  is the wavelength of the propagating light. Thus, by modulating the 
wall thicknesses and diameters of micro-tubes, we can tune not only the spectral positions 
of the optical resonant modes, but also the mode types.   
 
A.2.3 Placement of inside edges for directional emission  
As has been demonstrated experimentally [35, 37], the inside edges of micro-tubes 
predominantly emit resonant modes while the outside edges emit only leaky modes. We 
have implemented a simulation to find the exact peak emission direction for a micro-tube 
with non-overlapping inside edge and outside edge. Shown in Figure A.5a is the electric 
field distribution of a resonant mode for a 1.8-turn micro-tube. The emission power is 
accumulated along a concentric circle with an 8-µm diameter and plotted in Figure A.5b. 
The peak emission direction is at    , accounting for the emission from the inside edge 
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of the micro-tube. Therefore, by adjusting the positions of inside tube edges, micro-tubes 
can serve as light sources with controlled emission directions.  
 
Figure A.5: (a) The electric field distribution of a resonant mode for a In0.2Ga0.8As/GaAs 
(20 nm/30 nm) micro-tube with 4.8-µm diameter and 1.8 turns. (b) The emission power 
distribution around the tube center. The peak emission direction is at    , accounting for 
the emission from the inside edge of the micro-tube. 
 
A.2.4 Micro-tube resonators with distributed Bragg reflectors  
 
Micro-ring resonator with distributed Bragg reflectors (MRR-DBR) has been proved 
to have a similar reflectance spectrum as a sampled grating distributed Bragg reflector 
(SGDBR) but with a much more compact device size [38]. Figure A.6a compares a 
matched MRR-DBR structure with a SGDBR. In Figure A.6a,   
  and   
  are the input 
fields in the micro-ring and bus waveguides, respectively;   
 and   
  are the transmitted 
fields in the micro-ring and bus waveguides, respectively. With the same DBR unit and 
circumference equals to twice the burst period of the SGDBR, the MRR-DBR would 
have matched reflectance spectrum with the SGDBR which has tens of burst periods. 
Figure A.6b shows the simulated reflectance spectrum of a MRR-DBR near 1.55 µm. 
The maximum reflectance occurs under a critical coupling condition when the 
transmitted field   
  equal to zero. Depending on different needs of free spectrum ranges, 
the MRR-DBR can operate in two types of resonant modes: the peak DBR reflectivity 
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modes (blue optical path in Figure A.6c) and the peak DBR transmissivity modes (red 
optical path in Figure A.6c).  
 
Figure A.6: (a) A MRR-DBR having the same DBR unit as a SGDBR.   
  and   
  are the 
input fields in the micro-ring and bus waveguides, respectively;   
 and   
  are the 
transmitted fields in the micro-ring and bus waveguides, respectively. When the 
circumference of the MRR equals to twice the burst period of the SGDBR, the MRR-
DBR have matched the reflectance spectrum with the SGDBR which has tens of burst 
periods. (b) The simulated reflectance spectrum of an MRR-DBR near 1.55 µm. (c) The 
optical path of the peak DBR reflectivity modes (blue) and the peak DBR transmissivity 
modes (red) [38]. 
 
In practice, we can fabricate a micro-tube resonator with a DBR (MTR-DBR) 
functioning similarly to a MRR-DBR. Attributing to the availability of additional light 
modulation in the micro-tubes’ axial direction, MTR-DBRs may have much more 
functions than MRR-DBRs. Figure A.7 shows a U-shape mesa with a DBR before roll-up 
and the structure of MTR-DBR. The U-shape mesa makes the central part of the micro-
tube suspended after roll-up. The DBR can be fabricated through top-down processes 
before roll-up. The functionality of a 10-pair GaAs DBR with grating height of 50 nm 
inside the 2-turn section of a micro-tube has been verified through simulation. Shown in 
Figure A.8a-b are the peak transmissivity and peak reflectivity cases, respectively. The 
transmission spectrum in the emission range of InAs quantum dots is plotted in Figure 
A.9. The dimensions of the U-shape mesa and the properties of the bilayer structure 
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determine the radius, wall thickness, thus the Q factor of the micro-tube resonator. 
Besides, the choices of DBR grating materials in MTR-DBRs are rich and not limited to 
the waveguide materials as in the MRR-DBRs because the DBRs in MTR-DBR 
structures are defined through the planar processing. Table A.1 lists the structural 
differences between the MRR-DBRs and MTR-DBRs. Through such comparison, we 
shall expect more functions and applications enabled by the 3D MTR-DBRs.   
 
Figure A.7: (a) A U-shape mesa with a DBR before roll-up. The central part of the micro-
tube will be suspended after roll-up. (b) The structure of MTR-DBR as a reflector. The 
maximum reflectance occurs under a critical coupling condition when the transmitted 
field   
  equals zero.  
 
 
Figure A.8: The electric field distribution of the peak transmissivity case (a) and the peak 
reflectivity case (b) for a 10-pair GaAs DBR with grating height of 50 nm inside the 2-
turn section of a In0.2Ga0.8As/GaAs (20 nm/30 nm) micro-tube with 4.8-µm diameter and 
2.25 turns.  
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Figure A.9: The transmission spectrum of the DBR inside the micro-tube as shown in 
Figure A.8.  
 
Table A.1: Structural differences between the MRR-DBRs and MTR-DBRs. 
 
          Devices 
 
    Structures  
MRR-DBRs MTR-DBRs 
Radius Dry etch Strained bilayer 
Wall thickness Dry etch Mesa dimensions 
Wall smoothness Dry etch Selective wet etch 
DBR grating material Waveguide material No limit 
Axial confinement No Yes 
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